



Patent
706316-1224

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Michael R. Butts

Serial No.: 10/669,095

Filed: September 23, 2003

For: Logic Multiprocessor For FPGA
Implementation

)
) **Group Art Unit:** Not Yet Assigned

)
) **Examiner:** Not Yet Assigned

TRANSMITTAL OF FORMAL DRAWINGS


Commissioner for Patents
Mail Stop: Patent Application
P.O. Box 1450
Alexandria, VA 22313-1450

Enclosed are the formal drawings (7 Sheets) for filing in the above-identified application.

Respectfully submitted,
Orrick, Herrington & Sutcliffe LLP

Dated: February 27, 2004

By: _____



Jeffrey A. Miller
Reg. No. 35,287

Four Park Plaza, Suite 1600
Irvine, CA 92614-2558
(650) 614-7660

CERTIFICATE OF MAILING
(37 C.F.R. §1.8a)

I hereby certify that this paper (along with any referred to as being attached or enclosed) is being deposited with the United States Postal Service on the date shown below with sufficient postage as First Class Mail in an envelope addressed to the Commissioner for Patents, Washington, D.C. 20231.

February 27, 2004
Date of Deposit

Jeffrey A. Miller
Name of Person Mailing Paper

Signature of Person Mailing Paper-0